291,23 €
323,59 €
-10% with code: EXTRA
Verilog and Systemverilog Gotchas
Verilog and Systemverilog Gotchas
291,23
323,59 €
  • We will send in 10–14 business days.
This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these comm…
323.59
  • Publisher:
  • ISBN-10: 1441944028
  • ISBN-13: 9781441944023
  • Format: 15.6 x 23.4 x 1.3 cm, minkšti viršeliai
  • Language: English
  • SAVE -10% with code: EXTRA

Verilog and Systemverilog Gotchas (e-book) (used book) | bookbook.eu

Reviews

(4.29 Goodreads rating)

Description

This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these common coding mistakes. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug them. This book is unique because while there are many books that teach the language, and a few that try to teach coding style, no other book addresses how to recognize and avoid coding errors with these languages.

EXTRA 10 % discount with code: EXTRA

291,23
323,59 €
We will send in 10–14 business days.

The promotion ends in 21d.15:01:19

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 3,24 Book Euros!?
  • Author: Stuart Sutherland
  • Publisher:
  • ISBN-10: 1441944028
  • ISBN-13: 9781441944023
  • Format: 15.6 x 23.4 x 1.3 cm, minkšti viršeliai
  • Language: English English

This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these common coding mistakes. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug them. This book is unique because while there are many books that teach the language, and a few that try to teach coding style, no other book addresses how to recognize and avoid coding errors with these languages.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)