206,54 €
229,49 €
-10% with code: EXTRA
The Verilog(r) Hardware Description Language
The Verilog(r) Hardware Description Language
206,54
229,49 €
  • We will send in 10–14 business days.
XV From the Old to the New xvii Acknowledgments xx Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking A…
  • Publisher:
  • ISBN-10: 0387849300
  • ISBN-13: 9780387849300
  • Format: 15.2 x 23.1 x 2.3 cm, softcover
  • Language: English
  • SAVE -10% with code: EXTRA

The Verilog(r) Hardware Description Language (e-book) (used book) | bookbook.eu

Reviews

(2.90 Goodreads rating)

Description

XV From the Old to the New xvii Acknowledgments xx Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (

EXTRA 10 % discount with code: EXTRA

206,54
229,49 €
We will send in 10–14 business days.

The promotion ends in 20d.05:39:26

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 2,29 Book Euros!?
  • Author: Donald Thomas
  • Publisher:
  • ISBN-10: 0387849300
  • ISBN-13: 9780387849300
  • Format: 15.2 x 23.1 x 2.3 cm, softcover
  • Language: English English

XV From the Old to the New xvii Acknowledgments xx Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)