- We will send in 10–14 business days.
/images/books/3392487/9780387333991.jpg)
- Author: Stuart Sutherland
- Publisher: Springer
- ISBN-10: 0387333991
- ISBN-13: 9780387333991
- Format: 16.5 x 23.9 x 3.3 cm, kieti viršeliai
- Language: English
- SAVE -10% with code: EXTRA
Reviews
Description
In its updated second edition, this book has been extensively revised on a chapter by chapter basis. The book accurately reflects the syntax and semantic changes to the SystemVerilog language standard, making it an essential reference for systems professionals who need the latest version information. In addition, the second edition features a new chapter explaining the SystemVerilog "packages", a new appendix that summarizes the synthesis guidelines presented throughout the book, and all of the code examples have been updated to the final syntax and rerun using the latest version of the Synopsys, Mentor, and Cadance tools.
EXTRA 10 % discount with code: EXTRA
The promotion ends in 21d.15:01:24
The discount code is valid when purchasing from 10 €. Discounts do not stack.
- Author: Stuart Sutherland
- Publisher: Springer
- ISBN-10: 0387333991
- ISBN-13: 9780387333991
- Format: 16.5 x 23.9 x 3.3 cm, kieti viršeliai
- Language: English English
In its updated second edition, this book has been extensively revised on a chapter by chapter basis. The book accurately reflects the syntax and semantic changes to the SystemVerilog language standard, making it an essential reference for systems professionals who need the latest version information. In addition, the second edition features a new chapter explaining the SystemVerilog "packages", a new appendix that summarizes the synthesis guidelines presented throughout the book, and all of the code examples have been updated to the final syntax and rerun using the latest version of the Synopsys, Mentor, and Cadance tools.
Reviews