129,95 €
144,39 €
-10% with code: EXTRA
Systemc Implementation of a Risc-Based Processor Architecture
Systemc Implementation of a Risc-Based Processor Architecture
129,95
144,39 €
  • We will send in 10–14 business days.
Increasing the complexity of the electronic systems leads to electronic system level modeling concept supporting hardware and software co-design and co-verification environment in a single framework. SystemC, an IEEE approved electronic design standard for system design and verification processes, provides such an environment by supporting a wide range of abstraction levels from system-level to register-transfer level. In this book, two different models of a processor core, whose instruction se…
  • Publisher:
  • ISBN-10: 3639130359
  • ISBN-13: 9783639130355
  • Format: 15.2 x 22.9 x 1.2 cm, softcover
  • Language: English
  • SAVE -10% with code: EXTRA

Systemc Implementation of a Risc-Based Processor Architecture (e-book) (used book) | bookbook.eu

Reviews

Description

Increasing the complexity of the electronic systems leads to electronic system level modeling concept supporting hardware and software co-design and co-verification environment in a single framework. SystemC, an IEEE approved electronic design standard for system design and verification processes, provides such an environment by supporting a wide range of abstraction levels from system-level to register-transfer level. In this book, two different models of a processor core, whose instruction set architecture is compatible with TI MSP430 microcontroller, are designed by employing the classical hardware modeling capability of the SystemC. With its well-designed orthogonal instruction set, elegant addressing modes, useful constant generators and flexible von-Neumann architecture, 16-bit RISC-like processor of the MSP430 microcontroller is an ideal selection for the SoC designs. Instruction set and addressing modes of the designed processors are simulated thoroughly. Moreover, original CRC programs are used to verify the processor cores. SystemC to hardware flow is also illustrated by synthesizing the ALU part of the processor into a Xilinx-based hardware.

EXTRA 10 % discount with code: EXTRA

129,95
144,39 €
We will send in 10–14 business days.

The promotion ends in 17d.08:36:13

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 1,44 Book Euros!?
  • Author: Salih Zengin
  • Publisher:
  • ISBN-10: 3639130359
  • ISBN-13: 9783639130355
  • Format: 15.2 x 22.9 x 1.2 cm, softcover
  • Language: English English

Increasing the complexity of the electronic systems leads to electronic system level modeling concept supporting hardware and software co-design and co-verification environment in a single framework. SystemC, an IEEE approved electronic design standard for system design and verification processes, provides such an environment by supporting a wide range of abstraction levels from system-level to register-transfer level. In this book, two different models of a processor core, whose instruction set architecture is compatible with TI MSP430 microcontroller, are designed by employing the classical hardware modeling capability of the SystemC. With its well-designed orthogonal instruction set, elegant addressing modes, useful constant generators and flexible von-Neumann architecture, 16-bit RISC-like processor of the MSP430 microcontroller is an ideal selection for the SoC designs. Instruction set and addressing modes of the designed processors are simulated thoroughly. Moreover, original CRC programs are used to verify the processor cores. SystemC to hardware flow is also illustrated by synthesizing the ALU part of the processor into a Xilinx-based hardware.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)