- We will send in 10–14 business days.
/images/books/13225334/9783658003968.jpg)
- Author: H Gregor Molter
- Publisher: Springer Vieweg
- Year: 2012
- Pages: 198
- ISBN-10: 3658003960
- ISBN-13: 9783658003968
- Format: 14.8 x 21 x 1.2 cm, minkšti viršeliai
- Language: English
- SAVE -10% with code: EXTRA
Reviews
Description
The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code.
EXTRA 10 % discount with code: EXTRA
The promotion ends in 22d.05:45:02
The discount code is valid when purchasing from 10 €. Discounts do not stack.
- Author: H Gregor Molter
- Publisher: Springer Vieweg
- Year: 2012
- Pages: 198
- ISBN-10: 3658003960
- ISBN-13: 9783658003968
- Format: 14.8 x 21 x 1.2 cm, minkšti viršeliai
- Language: English English
The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code.
Reviews