53,54 €
59,49 €
-10% with code: EXTRA
Quantum Key Distribution Using FPGA
Quantum Key Distribution Using FPGA
53,54
59,49 €
  • We will send in 10–14 business days.
This book presents a study and analysis to investigate of a secret-key sharing in quantum technique and try to increase the key length and security level in the sifting key stage. Enhancements in sifting key stage and error correction stage are done by repeating the QKD protocol and encoding the key bits before sending them by adding a C_QUBITS technique. After that, 60% base probability is used to increase the protocol gain. The prototype is implemented with the default FPGA clock period which…
59.49
  • SAVE -10% with code: EXTRA

Quantum Key Distribution Using FPGA (e-book) (used book) | bookbook.eu

Reviews

Description

This book presents a study and analysis to investigate of a secret-key sharing in quantum technique and try to increase the key length and security level in the sifting key stage. Enhancements in sifting key stage and error correction stage are done by repeating the QKD protocol and encoding the key bits before sending them by adding a C_QUBITS technique. After that, 60% base probability is used to increase the protocol gain. The prototype is implemented with the default FPGA clock period which is 20 ns; the performance analysis shows a good enhancement in the speed of generation which is less than 20 ns and the number of used hardware pins is just 3 pins.

EXTRA 10 % discount with code: EXTRA

53,54
59,49 €
We will send in 10–14 business days.

The promotion ends in 23d.23:19:01

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 0,59 Book Euros!?
  • Author: Noor Kareem Jumaa
  • Publisher:
  • ISBN-10: 6204720066
  • ISBN-13: 9786204720067
  • Format: 15.2 x 22.9 x 0.6 cm, minkšti viršeliai
  • Language: English English

This book presents a study and analysis to investigate of a secret-key sharing in quantum technique and try to increase the key length and security level in the sifting key stage. Enhancements in sifting key stage and error correction stage are done by repeating the QKD protocol and encoding the key bits before sending them by adding a C_QUBITS technique. After that, 60% base probability is used to increase the protocol gain. The prototype is implemented with the default FPGA clock period which is 20 ns; the performance analysis shows a good enhancement in the speed of generation which is less than 20 ns and the number of used hardware pins is just 3 pins.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)