268,91 €
298,79 €
-10% with code: EXTRA
Network-on-Chip
Network-on-Chip
268,91
298,79 €
  • We will send in 10–14 business days.
Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization,…
  • Publisher:
  • ISBN-10: 1839681489
  • ISBN-13: 9781839681486
  • Format: 17 x 24.4 x 0.8 cm, hardcover
  • Language: English
  • SAVE -10% with code: EXTRA

Network-on-Chip (e-book) (used book) | bookbook.eu

Reviews

Description

Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.

EXTRA 10 % discount with code: EXTRA

268,91
298,79 €
We will send in 10–14 business days.

The promotion ends in 13d.13:25:44

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 2,99 Book Euros!?
  • Publisher:
  • ISBN-10: 1839681489
  • ISBN-13: 9781839681486
  • Format: 17 x 24.4 x 0.8 cm, hardcover
  • Language: English English

Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)