- We will send in 10–14 business days.
/images/books/13175391/9783639115154.jpg)
- Author: Ãzcan Ãztürk
- Publisher: VDM Verlag
- ISBN-10: 3639115155
- ISBN-13: 9783639115154
- Format: 15.2 x 22.9 x 0.8 cm, softcover
- Language: English
- SAVE -10% with code: EXTRA
MEMORY HIERARCHY DESIGN FOR CHIP MULTIPROCESSORS - A Compiler Directed Approach (e-book) (used book) | bookbook.eu
Reviews
Description
This book presents memory hierarchy design and data access management methodology. First, memory hierarchy design and data allocation problem is discussed, followed by a compiler-driven approach to data compression for reducing memory space occupancy. Third, compiler supported loop-data optimization problem to improve locality of data accesses for a given application code is discussed. Since parallelization is a key concept in achieving the best performance, a constraint network based formulation has been discussed in the fourth chapter. In the last part, book discusses advanced techniques such as the memory optimization in a 3D architecture to minimize data access costs under temperature.
EXTRA 10 % discount with code: EXTRA
The promotion ends in 17d.23:51:32
The discount code is valid when purchasing from 10 €. Discounts do not stack.
- Author: Ãzcan Ãztürk
- Publisher: VDM Verlag
- ISBN-10: 3639115155
- ISBN-13: 9783639115154
- Format: 15.2 x 22.9 x 0.8 cm, softcover
- Language: English English
This book presents memory hierarchy design and data access management methodology. First, memory hierarchy design and data allocation problem is discussed, followed by a compiler-driven approach to data compression for reducing memory space occupancy. Third, compiler supported loop-data optimization problem to improve locality of data accesses for a given application code is discussed. Since parallelization is a key concept in achieving the best performance, a constraint network based formulation has been discussed in the fourth chapter. In the last part, book discusses advanced techniques such as the memory optimization in a 3D architecture to minimize data access costs under temperature.
Reviews