229,76 €
255,29 €
-10% with code: EXTRA
Low Power Interconnect Design
Low Power Interconnect Design
229,76
255,29 €
  • We will send in 10–14 business days.
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various b…
  • Publisher:
  • ISBN-10: 1461413222
  • ISBN-13: 9781461413226
  • Format: 15.6 x 23.4 x 1.1 cm, hardcover
  • Language: English
  • SAVE -10% with code: EXTRA

Low Power Interconnect Design (e-book) (used book) | bookbook.eu

Reviews

Description

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.

EXTRA 10 % discount with code: EXTRA

229,76
255,29 €
We will send in 10–14 business days.

The promotion ends in 20d.17:23:27

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 2,55 Book Euros!?
  • Author: Sandeep Saini
  • Publisher:
  • ISBN-10: 1461413222
  • ISBN-13: 9781461413226
  • Format: 15.6 x 23.4 x 1.1 cm, hardcover
  • Language: English English

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)