High Performance Embedded Architectures and Compilers
High Performance Embedded Architectures and Compilers
  • Sold out
This book constitutes the refereed proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010. The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized arc…
0
  • Publisher:
  • Year: 2010
  • ISBN-10: 3642115144
  • ISBN-13: 9783642115141
  • Format: 15.6 x 24.2 x 2.5 cm, minkšti viršeliai
  • Language: English

High Performance Embedded Architectures and Compilers (e-book) (used book) | bookbook.eu

Reviews

(5.00 Goodreads rating)

Description

This book constitutes the refereed proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010. The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized architectures; multicore efficiency, reliability, and power; memory organization and optimization; and programming and analysis of accelerators.

Sold out

Have a copy? Sell it!

  • Publisher:
  • Year: 2010
  • ISBN-10: 3642115144
  • ISBN-13: 9783642115141
  • Format: 15.6 x 24.2 x 2.5 cm, minkšti viršeliai
  • Language: English English

This book constitutes the refereed proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010. The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized architectures; multicore efficiency, reliability, and power; memory organization and optimization; and programming and analysis of accelerators.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)