225,35 €
250,39 €
-10% with code: EXTRA
High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip
High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip
225,35
250,39 €
  • We will send in 10–14 business days.
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in…
250.39
  • Publisher:
  • ISBN-10: 9811093210
  • ISBN-13: 9789811093210
  • Format: 15.6 x 23.4 x 1.2 cm, minkšti viršeliai
  • Language: English
  • SAVE -10% with code: EXTRA

High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip (e-book) (used book) | bookbook.eu

Reviews

(4.00 Goodreads rating)

Description

This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.

EXTRA 10 % discount with code: EXTRA

225,35
250,39 €
We will send in 10–14 business days.

The promotion ends in 23d.05:19:01

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 2,50 Book Euros!?
  • Author: Zheng Wang
  • Publisher:
  • ISBN-10: 9811093210
  • ISBN-13: 9789811093210
  • Format: 15.6 x 23.4 x 1.2 cm, minkšti viršeliai
  • Language: English English

This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)