113,57 €
126,19 €
-10% with code: EXTRA
Evaluation of State-Of-The-Art Hardware Architectures for Fast Cone-Beam CT Reconstruction
Evaluation of State-Of-The-Art Hardware Architectures for Fast Cone-Beam CT Reconstruction
113,57
126,19 €
  • We will send in 10–14 business days.
Holger Scherl introduces the reader to the reconstruction problem in computed tomography and its major scientific challenges that range from computational efficiency to the fulfillment of Tuy's sufficiency condition. The assessed hardware architectures include multi- and many-core systems, cell broadband engine architecture, graphics processing units, and field programmable gate arrays.
126.19
  • Publisher:
  • Year: 2011
  • Pages: 138
  • ISBN-10: 3834817430
  • ISBN-13: 9783834817433
  • Format: 14.9 x 21.2 x 1 cm, minkšti viršeliai
  • Language: English
  • SAVE -10% with code: EXTRA

Evaluation of State-Of-The-Art Hardware Architectures for Fast Cone-Beam CT Reconstruction (e-book) (used book) | bookbook.eu

Reviews

(4.00 Goodreads rating)

Description

Holger Scherl introduces the reader to the reconstruction problem in computed tomography and its major scientific challenges that range from computational efficiency to the fulfillment of Tuy's sufficiency condition. The assessed hardware architectures include multi- and many-core systems, cell broadband engine architecture, graphics processing units, and field programmable gate arrays.

EXTRA 10 % discount with code: EXTRA

113,57
126,19 €
We will send in 10–14 business days.

The promotion ends in 23d.18:10:48

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 1,26 Book Euros!?
  • Author: Holger Scherl
  • Publisher:
  • Year: 2011
  • Pages: 138
  • ISBN-10: 3834817430
  • ISBN-13: 9783834817433
  • Format: 14.9 x 21.2 x 1 cm, minkšti viršeliai
  • Language: English English

Holger Scherl introduces the reader to the reconstruction problem in computed tomography and its major scientific challenges that range from computational efficiency to the fulfillment of Tuy's sufficiency condition. The assessed hardware architectures include multi- and many-core systems, cell broadband engine architecture, graphics processing units, and field programmable gate arrays.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)