169,73 €
188,59 €
-10% with code: EXTRA
ASIC and FPGA Verification
ASIC and FPGA Verification
169,73
188,59 €
  • We will send in 10–14 business days.
Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system…
188.59
  • SAVE -10% with code: EXTRA

ASIC and FPGA Verification (e-book) (used book) | bookbook.eu

Reviews

(4.00 Goodreads rating)

Description

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs.

ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.

EXTRA 10 % discount with code: EXTRA

169,73
188,59 €
We will send in 10–14 business days.

The promotion ends in 21d.18:22:51

The discount code is valid when purchasing from 10 €. Discounts do not stack.

Log in and for this item
you will receive 1,89 Book Euros!?

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs.

ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.

Reviews

  • No reviews
0 customers have rated this item.
5
0%
4
0%
3
0%
2
0%
1
0%
(will not be displayed)